background top icon
background center wave icon
background filled rhombus icon
background two lines icon
background stroke rhombus icon

下载 "Introduction to FPGA Part 3 - Getting Started with Verilog | Digi-Key Electronics"

input logo icon
视频标签
|

视频标签

fpga
lattice
ice40
yosys
apio
project icestorm
electronics
digital logic
verilog
hdl
continuous assignment
您已经有安装的 UDL Helper 您可以一键下载 视频!
已安装了
Google Chrome

说明:

In this tutorial, we demonstrate how to use continuous assignment statements in Verilog to construct digital logic circuits on an FPGA. A field-programmable gate array (FPGA) is an integrated circuit (IC) that lets you implement custom digital circuits. You can use an FPGA to create optimized digital logic for things like digital signal processing (DSP), machine learning, and cryptocurrency mining. Because of the FPGA’s flexibility, you can often implement entire processors using its digital logic. You can find FPGAs in consumer electronics, satellites, and in servers used to perform specialized calculations. In this series, we will see how an FPGA works and demonstrate how to create custom digital logic using the Verilog hardware description language (HDL). Previously, we showed how to install apio and the open-source toolchain required to work with Lattice iCE40 FPGAs (https://www.youtube.com/watch?v=gtkQ84Euyww%29. In this episode, we demonstrate how to write simple continuous assignment statements in Verilog to create digital logic circuits. Wikipedia article on adders: https://en.wikipedia.org/wiki/Adder_(electronics) The solution to the challenge at the end of the episode can be found here: https://www.digikey.com/en/maker/projects/introduction-to-fpga-part-3-getting-started-with-verilog/9d9dbff29a4b45728521b2664bbd1df4 All code examples and solutions for this series can be found here: https://github.com/ShawnHymel/introduction-to-fpga We start by showing how to define pins using a physical constraints file (.pcf), which maps Verilog I/O signal names to physical pin numbers on the FPGA package. Refer to the following documents to see the pinout on the iCE40HX1K and how it’s connected on the iCEstick: - iCE40 LP/HX Datasheet - iCEstick Evaluation Kit User’s Guide From there, we show how lookup tables are used to construct digital circuits inside the FPGA. We design a very simple digital circuit (a simple AND gate with pushbutton inputs) in Verilog, synthesize it, and upload it to the iCEstick. Next, we demonstrate how vectors work in Verilog (as a bus of wires) and how to branch wires using the replication operation. Verilog Quick Reference Card: http://www.ee.ic.ac.uk/pcheung/teaching/ee2_digital/Verilog%20Quick%20Reference%20Card%20v2_0.pdf Your challenge is to create a 1-bit full adder as shown in this Wikipedia article. Product Links: https://www.digikey.com/en/products/detail/lattice-semiconductor-corporation/ICE40HX1K-STICK-EVN/4289604 Related Videos: https://www.youtube.com/watch?v=z8Oldd-nrfs https://www.youtube.com/watch?v=5kNXX67mchE https://www.youtube.com/watch?v=iwcxLQ6AB88 Related Project Links: https://www.digikey.com/en/maker/projects/introduction-to-fpga-part-3-getting-started-with-verilog/9d9dbff29a4b45728521b2664bbd1df4 Related Articles: https://www.digikey.com/en/pdf/r/renesas-electronics-america/powering-fpga-applications https://www.digikey.com/en/videos/d/dsp/edge-machine-deep-learning-on-fpga Learn more: Maker.io - https://www.digikey.com/en/maker Digi-Key’s Blog – TheCircuit https://www.digikey.com/en/blog Connect with Digi-Key on Facebook https://www.facebook.com/unsupportedbrowser And follow us on Twitter https://twitter.com/digikey

准备下载方式

popular icon
流行的
hd icon
HD 视频
audio icon
只有音频
total icon
所有格式
* —— 如果视频在一个新的标签页中播放,请转到该标签页,然后右键点击视频,选择 "将视频保存为..."
** —— 该链接是在专门的播放器中在线播放

关于下载视频的问题

mobile menu icon如何下载 "Introduction to FPGA Part 3 - Getting Started with Verilog | Digi-Key Electronics" 视频?mobile menu icon

  • http://unidownloader.com 网站是单独下载视频或音轨的最佳方式。如果您想避免安装程序和扩展。

  • UDL Helper 扩展是一个方便的按钮,嵌入YouTube、Instagram和OK.ru网站,用于快速下载内容。

  • UDL Client(适用于 Windows)支持900多个网站、社交网络和视频托管网站的最强大解决方案。包括源中可用的任何视频质量。

  • UDL Lite–从移动设备访问网站的便捷方式。借助此功能,您可以将视频直接下载到智能手机上。

mobile menu icon我应该选择哪种视频格式?mobile menu icon

  • 最佳质量格式为全高清(1080p)、2K(1440p)、4K(2160p)和8K(4320p)。屏幕分辨率越高,视频质量也越高。然而,还有其他因素需要考虑:下载速度、可用空间和设备性能。

mobile menu icon为什么下载 "Introduction to FPGA Part 3 - Getting Started with Verilog | Digi-Key Electronics" 视频时我的电脑冻结?mobile menu icon

  • 浏览器/电脑不应完全冻结!如果发生这种情况,请通过视频链接进行报告。有时视频无法以合适的格式直接下载,因此我们增加了将文件转换为所需格式的功能。在某些情况下,此过程可能会主动使用计算机资源。

mobile menu icon如何将 "Introduction to FPGA Part 3 - Getting Started with Verilog | Digi-Key Electronics" 视频下载到手机?mobile menu icon

  • 您可以使用网站或pwa应用程序 UDL Lite 将视频下载到智能手机上。也可以使用 UDL Helper 扩展通过二维码发送下载链接。

mobile menu icon如何将音轨(音乐)下载到MP3 "Introduction to FPGA Part 3 - Getting Started with Verilog | Digi-Key Electronics"?mobile menu icon

  • 最方便的方法是使用UDL Client 程序,该程序支持将视频转换为MP3格式。在某些情况下,MP3 也可以通过 UDL Helper 扩展下载。

mobile menu icon如何保存视频中的帧 "Introduction to FPGA Part 3 - Getting Started with Verilog | Digi-Key Electronics"?mobile menu icon

  • 此功能在 UDL Helper 扩展中可用。确保在设置中选中“显示视频快照按钮”。相机图标应出现在播放器的右下角“设置”图标的左侧。单击它时,视频中的当前帧将以 JPEG 格式保存到您的计算机中。

mobile menu icon这些东西的价格是多少?mobile menu icon

  • 完全不要花钱。我们的服务对所有用户都是绝对免费的。没有PRO订阅,下载视频的数量或最大长度没有限制。